

DRIVE INNOVATION · DELIVER EXCELLENCE



HIGH PRODUCTIVITY SOLUTIONS FOR ADVANCED WAFER PROCESSING WITH NEW MATERIALS

ASM International Analyst and Investor Technology Seminar Semicon West July 10, 2018



Cautionary Note Regarding Forward-Looking Statements: All matters discussed in this presentation, except for any historical data, are forward-looking statements. Forwardlooking statements involve risks and uncertainties that could cause actual results to differ materially from those in the forward-looking statements. These include, but are not limited to, economic conditions and trends in the semiconductor industry generally and the timing of the industry cycles specifically, currency fluctuations, corporate transactions, financing and liquidity matters, the success of restructurings, the timing of significant orders, market acceptance of new products, competitive factors, litigation involving intellectual property, shareholders or other issues, commercial and economic disruption due to natural disasters, terrorist activity, armed conflict or political instability, epidemics and other risks indicated in the Company's reports and financial statements. The Company assumes no obligation nor intends to update or revise any forward-looking statements to reflect future developments or circumstances.

OUTLINE



> New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- Memory scaling

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Epitaxy
- > Vertical Furnace
- > ALD Introducing Synergis®
 - Synergis features & benefits

OUTLINE



> New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- Memory scaling

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Epitaxy
- > Vertical Furnace
- > ALD Introducing Synergis®
 - Synergis features & benefits

MOORE'S LAW IS INCREASINGLY ENABLED BY NEW MATERIALS AND 3D TECHNOLOGIES



1990 1995 2000 2005 2010 2015 2020 2025



LOGIC SCALING BY MATERIALS AND 3D





- Density scaling (continuing Moore's law) driving towards higher mobility, lower resistivity and very conformal materials
- Future systems will integrate much wider variety of materials
- New device architectures will be needed around N3

MEMORY SCALING BY MATERIALS AND 3D





OUTLINE



> New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- Memory scaling

> ALD

- ASM ALD Products
- Selected applications in Logic, DRAM, 3D-NAND and Emerging Memory
- > PECVD
- > Epitaxy
- > Vertical Furnace
- > ALD Introducing Synergis®
 - Synergis features & benefits

ASM PRODUCTS ALD

> Pulsar® XP

- ALD Hf based high-k gate dielectrics
- ALD metal oxides for etch stops, liners and pattern assist layers
- Cross-flow reactor
- Solid source delivery system

> EmerALD[®] XP

- ALD metal gate electrodes
- ALD metal nitrides for capacitor electrodes
- Showerhead reactor



EmerALD[®] XP





FINFET CHALLENGES: ALD ENABLES FURTHER SCALING IN 3D





Fin Pitch: 60 nm Gate Pitch: 90 nm Metal Pitch: 80 nm Fin Pitch: 42 nm Gate Pitch: 70 nm Metal Pitch: 52 nm

Fin Pitch: 34 nm Gate Pitch: 54 nm Metal Pitch: 36 nm

Source: Intel

- Materials properties and channel length must be uniform over fin height
- Conformal coverage required
- Aspect ratios increase going from 22nm to 14nm to 10nm

 \rightarrow ALD technology remains critical for HK and MG layers

EXTENDIBILITY OF HAFNIUM BASED GATE OXIDE AND METAL GATE TECHNOLOGY





45nm HK first RPMG Planar FET



22nm HK last RPMG

FinFET

20 nm

10nm HK last RPMG FinFET plus additional HK tuning layer



10nm multi-work function metal gate stack

ASM PRODUCTS PEALD AND PECVD

> XP8-DCM

- High productivity single wafer tool for both PEALD and PECVD applications
- Accommodates up to 8 chambers by DCM
- PEALD and PECVD can be integrated on the same platform

DCM (Dual Chamber Module)





PEALD FOR SPACER DEFINED DOUBLE/QUADRUPLE PATTERNING AS۸



CURRENT ALD PATTERNING SPACER APPLICATIONS



Photo Source: TechInsights



EUV effect on # spacers will be limited as 193i

EUV + SDDP



requirement of low thermal budget by using SiGe channel and good conformality requirement for 3D structure.

PEALD SIN FOR <u>3D-NAND</u> APPLICATIONS





PEALD SiN
 SiN film on Top and Bottom only



Raising Contact Landing Pad by PEALD SiN

Prevent contact etch punch-through



Fewer etch steps and more process latitude to create staircase

MEMORY HIERARCHY AND FUTURE TRENDS



Cost/bit

Performance (speed)



PEALD PROCESSES FOR 3D X-POINT





Source: TechInsights

OUTLINE



> New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- Memory scaling

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Epitaxy
- > Vertical Furnace
- > ALD Introducing Synergis®
 - Synergis features & benefits



PECVD APPLICATIONS



Growing PECVD SAM in 3D-NAND, logic and CIS

OUTLINE



> New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- Memory scaling

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- **>** Epitaxy
- > Vertical Furnace
- > ALD Introducing Synergis®
 - Synergis features & benefits

EPI PROCESS ROADMAP





INTREPID ES: APPLICATION LIBRARY





A library of applications are available on the Intrepid ES

INTREPID ES: KEY FEATURES





Intrepid ES delivers *isothermal* process modules for improved within wafer and wafer-to-wafer performance with the highest throughput



Epi Trends	ASM Solutions	
 Logic: 1) Doped Films for S/D Technology Extension 2) GAA → stack layers with precise interface control (Si / SiGe) 	Low chamber volume produces predictable laminar gas flow over the wafer for precise doped film control and film interface transitions	
Low temp. processing	TC control (pyrometry limitations <550°C) + isothermal kit Higher GR achievable due to better precursor utilization and lower dilution	
Memory: 3D NAND \rightarrow low cost / high throughput	Isothermal kit with multi-wafer clean	
Pre-clean Chamber Evolution	SiO_2 + $SiGeO_x$ and interfacial carbon removal (Epi platform integrated with Previum pre-clean)	

ASM continues to develop innovations to address Epi technology trends

INTREPID ES: STABLE FILM PROPERTIES WITH ISOTHERMAL QUARTZ CHAMBER





Data Summary

	Ave. THK (A)	Center THK (A)	Ave. P%	Center P%
Mean	529.3	525.4	4.13	4.02
Min	519.8	518.9	4.10	3.98
Max	539.4	533.3	4.18	4.07
Range	19.5	14.4	0.08	0.09
NU% (max-min) / 2 * Ave	1.8	1.3	1.0	1.1



Chamber clean after 1,200 wafer cycles



Intrepid ES: No Thickness Drift with Isothermal Quartz Chamber Control

PREVIUM: INTEGRATED SURFACE PRE-CLEAN FOR ADVANCED LOGIC APPLICATIONS





OUTLINE



> New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- Memory scaling

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Epitaxy
- **> Vertical Furnace**
- > ALD Introducing Synergis®
 - Synergis features & benefits

ASM PRODUCTS FURNACE CVD /DIFFUSION /BATCH ALD



> A412 PLUS

- Dual boat/dual reactor system
- Clustering of different applications between reactors possible – only vertical furnace in the market with this capability
- Up to 150 product wafer load size
- > A400 for More than Moore Devices
 - Dual boat/dual reactor system
 - Simultaneous handling of Dual size wafers
 - Up to 150 product wafer load size
- > Applications:
 - Full range of applications for Logic, Memory, Power and MEMS Devices
 - LPCVD Silicon, SiN, TEOS, HTO
 - Diffusion, Anneal, Cure, Reactive Cure
 - Batch ALD (AIO, AIN, TiN, SiN, SiO, etc)





Example: Dual reactor batch ALD cluster for IPD 3D High-K capacitors

- Integrated Passive Devices consist of inductors, resistors and capacitors embedded in a Silicon Interposer or Wafer Level Package
- > This technology enables further IC miniaturization, lower cost and high-value precision which is driven by the Application Processor and Mixed Signal markets
- High capacitive density is achieved through deep trench 3D High-K MIMIM capacitors made by conformal ALD processes
- ASM has leveraged the dual reactor furnace concept to integrate both Metal Electrode and High-K materials in a high yield Batch ALD cluster solution



OUTLINE



> New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- Memory scaling

> ALD

- ASM ALD Products
- Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Epitaxy
- > Vertical Furnace
- > ALD Introducing Synergis®
 - Synergis features & benefits

DEVICE STRUCTURE EFFECT ON ALD TECHNOLOGY



> Move to 3D devices necessitates the use

of pure thermal ALD techniques

ALD= Plasma ALD (PE ALD) + thermal ALD



INTRODUCTION

- Vertical processing (3DNAND, FINFET, GAA) has added a need for non-directional deposition processes (conformal and selective), which drives increased usage of <u>thermal</u> processes
- Continued shrinking gave rise to thicknesses as low as
 3Å and thickness uniformity control of 0.1Å!
- Continued trend to lower temperature processing has resulted in *tighter* hardware component control
- The culmination of vertical processing, thinner films and lower temperature makes ALD <u>equipment strategies</u> for enabling higher process yield extremely important







HOWEVER, COSTS ARE ESCALATING AS WELL...

Cost of high end fabs are escalating due to cost of equipment (EUV, multiple patterning, novel metrology, etc...)



ASM

Intel 10nm Cannon Lake Chip >10B transistors at cost of <0.00001 cent per transistor

Source: Intel

ALD needs to provide the atomic level control at competitive cost

ALD - ENABLER OF NEW MATERIALS - KEY STRENGTHS OF ALD





GROWTH OF ALD IN SEMI INDUSTRY - ALD THE NEW CVD





INCREASING USE OF ALD FILMS



CHIP DENSITY DRIVING THIN PATTERNING FILMS

CHALLENGES IN METAL SCALING IN DRAM AND 3DNAND TECHNOLOGY



Largest area of growth is in thinner films - ESL and HM films in high demand Thermal ALD technology delivers high performance pure metal solutions

INTRODUCING SYNERGIS® ALD



- > New dual chamber thermal ALD reactor technology evolved from decades of ALD expertise on Pulsar and EmerALD
- > Leverages industry proven XP8 platform architecture for high productivity solutions for logic and memory applications while maintaining single wafer process control
- > Highly flexible source layout including ASM's proven solid source delivery technology
- > Ability to run clustered processes with high tool availability to lower overall cost per wafer

EmerALD Puls

Synergis

SYNERGIS® COMBINES KEY ALD TECHNOLOGIES





Synergis®

- Designed to advance performance of industry ALD toolsets:
- 1. Improve wafer thermal uniformity
- 2. Enable delivery of low vapor pressure precursors & added process flexibility
- 3. Manufacturability Short PM Time & High Throughput
- 4. Reduce reactor volume and improve purge efficiency

SYNERGIS® INNOVATIONS FOR FLEXIBILITY AND PERFORMANCE









> Unparalleled chamber to chamber matching for tight wafer to wafer control –irrespective of film thickness

CONFORMAL TRUE ALD METAL DEPOSITION ENABLED BY SYNERGIS®





> Excellent step coverage of pure ALD metal demonstrated on

200X area-enhanced 3DNAND structures

SYNERGIS® ENABLES ALD PRODUCTIVITY FOR THE EUV ERA



ASM

SYNERGIS® ADDRESSES THE EXPANDING ALD APPLICATION SPACE





SYNERGIS® ALD: HIGHEST PERFORMANCE AT THE LOWEST COST PER WAFER



- Reduces cost per wafer for ALD technology by >60%
- > Flexible platform and architecture to meet needs of sub-7 nm technologies
 - Ability to deposit metal oxides (MX), metal nitrides (NT), dielectrics (DX) and pure metals (ML)
- > Enables ALD SAM expansion to replace traditional CVD/PVD layers



ASM