

#### DRIVE INNOVATION · DELIVER EXCELLENCE



#### ENABLING ADVANCED WAFER PROCESSING WITH NEW MATERIALS

ASM International Analyst and Investor Technology Seminar Semicon West July 11, 2017



Cautionary Note Regarding Forward-Looking Statements: All matters discussed in this presentation, except for any historical data, are forward-looking statements. Forwardlooking statements involve risks and uncertainties that could cause actual results to differ materially from those in the forward-looking statements. These include, but are not limited to, economic conditions and trends in the semiconductor industry generally and the timing of the industry cycles specifically, currency fluctuations, corporate transactions, financing and liquidity matters, the success of restructurings, the timing of significant orders, market acceptance of new products, competitive factors, litigation involving intellectual property, shareholders or other issues, commercial and economic disruption due to natural disasters, terrorist activity, armed conflict or political instability, epidemics and other risks indicated in the Company's reports and financial statements. The Company assumes no obligation nor intends to update or revise any forward-looking statements to reflect future developments or circumstances.

# OUTLINE



## > New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- > ALD
  - Key strengths of the technology
  - Selected applications in 3D-NAND, DRAM, logic and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy Introducing Intrepid® ES™
  - Epi technology trends
  - Intrepid ES features & benefits

# OUTLINE



## > New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- > ALD
  - Key strengths of the technology
  - Selected applications in 3D-NAND, DRAM, logic and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy Introducing Intrepid® ES™
  - Epi technology trends
  - Intrepid ES features & benefits

#### MOORE'S LAW IS INCREASINGLY ENABLED BY NEW MATERIALS AND 3D TECHNOLOGIES



1990 1995 2000 2005 2010 2015 2020 2025



## LOGIC SCALING BY MATERIALS AND 3D





- Density scaling (continuing Moore's law) driving towards higher mobility, lower resistivity and very conformal materials
- Future systems will integrate much wider variety of materials and device architectures

# OUTLINE



## > New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- > ALD
  - Key strengths of the technology
  - Selected applications in Logic, 3D-NAND, DRAM and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy Introducing Intrepid® ES™
  - Epi technology trends
  - Intrepid ES features & benefits

# **ALD** - ENABLER OF NEW MATERIALS - KEY STRENGTHS OF ALD





## DEPLOYING THE ADVANTAGES OF ALD



	HAR (>10) Step Coverage	Interface Control	Composition Control	Uniformity	Low Temperature
DRAM Capacitor	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
e-DRAM (FEOL)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
High-k / Metal Gate Stack		$\checkmark$	$\checkmark$	$\checkmark$	
e-DRAM (BEOL)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Double Patterning			$\checkmark$	$\checkmark$	$\checkmark$
Liners and Spacers		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
3D-NAND and Emerging Mem.	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$

## ASM PRODUCTS ALD

# > Pulsar<sup>®</sup> XP

- ALD Hf based high-k gate dielectrics
- ALD metal oxides for etch stops, liners and pattern assist layers
- Cross-flow reactor
- Solid source delivery system

# > EmerALD<sup>®</sup> XP

- ALD metal gate electrodes
- ALD metal nitrides for capacitor electrodes
- Showerhead reactor



**EmerALD<sup>®</sup> XP** 





## FINFET CHALLENGES: ALD ENABLES FURTHER SCALING IN 3D







Source: Intel

- Materials properties and channel length must be uniform over fin height
- Conformal coverage required
- Aspect ratios increase going from 22nm to 14nm to 10nm
- $\rightarrow$  ALD technology remains critical for HK and MG layers

## EXTENDIBILITY OF HAFNIUM BASED OXIDES





20 nm

TechInsig

## ASM PRODUCTS PEALD AND PECVD

# >XP8-DCM

- High productivity single wafer tool for both PEALD and PECVD applications
- Accommodates up to 8 chambers by DCM
- PEALD and PECVD can be integrated on the same platform

#### **DCM** (Dual Chamber Module)





## ALD FOR <u>3D-NAND</u> APPLICATIONS





Samsung VLSI Symp 2009

(1-2) High quality PEALD SiO for slit fill

٠

#### (1-1) High quality PEALD SiO for slit sidewall protection of source contact





- **High quality** conformal SiO
- Low temperature • process is needed for top select gate separation after WL fill

**TechInsights** 

#### ALD FOR SPACER DEFINED DOUBLE/QUADRUPLE PATTERNING





ALD FOR SPACER DEFINED QUADRUPLE PATTERNING IN DRAM

Half 1<sup>st</sup>,spacer Pitch: P **Actual STI** Mandrel pitch Hard Mask Etch pattern 72nm Pitch: 1/2 P 36nm In-situ trimming 2<sup>nd</sup> ALD Spacer PEALD SiO2 Spacer TechInsights 2nd spacer Anisotropic Etch Pitch: 1/4 P Pitch: 1/2 P 18nm 44

ASM

## PLASMA TRIMMING AND SMOOTHING CAPABILITY



Figure 6. Photoresist line trimming and profile reshaping using O2/Ar low power chemistry



ASM

upon exposure to Ar/O2 plasma



imec 2017 SPIE

## ALD FOR SUB-20NM DRAM



1. Bi-directional SDDP for hole patterning, introduced in D1x (LT-PEALD SiO)



# ALD METAL HARD MASK WITH TUNABLE ETCH SELECTIVITY



#### MOx has Dry etching resistance and it is wet strippable.



Figure 1: Patterning scheme using a wet-strippable hardmask where it serves as a mask during SOC etch and then wet removal without impact to open area



## MEMORY HIERARCHY AND FUTURE TRENDS



Cost/bit

Performance (speed)



## ALD PROCESSES FOR 3D X-POINT





Source: TechInsights

# OUTLINE



## > New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- > ALD
  - Key strengths of the technology
  - Selected applications in 3D-NAND, DRAM, logic and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy Introducing Intrepid® ES™
  - Epi technology trends
  - Intrepid ES features & benefits

## PECVD FOR <u>3D-NAND</u> APPLICATIONS





> New applications

- Anti Reflective Layer: SiON
- Amorphous Si
- Amorphous Carbon Hard Mask

# OUTLINE



## > New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- > ALD
  - Key strengths of the technology
  - Selected applications in 3D-NAND, DRAM, logic and Emerging Memory
- > PECVD
- **> Vertical Furnace**
- > Epitaxy Introducing Intrepid® ES™
  - Epi technology trends
  - Intrepid ES features & benefits

## ASM PRODUCTS FURNACE CVD /DIFFUSION /BATCH ALD



## > A412 PLUS

- Dual boat/dual reactor system
- Clustering of different applications between reactors possible – only vertical furnace in the market with this capability
- Up to 150 product wafer load size
- > A400 for More than Moore Devices
  - Dual boat/dual reactor system
  - Simultaneous handling of Dual size wafers
- > Applications:
  - Full range of applications for Logic, Memory, Power and MEMS Devices
  - LPCVD Silicon, SiN, TEOS, HTO
  - Diffusion, Anneal, Cure, Reactive Cure
  - Batch ALD (AIO, AIN, TiN, SiN, SiO, etc)



## A400/A412 FURNACE - INNOVATION



Example 1: Novel Etch Stop Layer (ESL)
Scaling of Logic devices requires conformal Nanolayers with high etch resistivity



> We developed a novel 1 nm thin ESL:



#### **Example 2: PolyImid Cure**

PolyImid films are key components in Wafer Level Packaging. A highly uniform low temperature anneal process that cures the polyImid films requires control of low O<sub>2</sub> and moisture as well as dedicated wafer handling for "Molded Wafers" with Known Good Dies (KGD).



# OUTLINE



## > New Materials and 3D: Moore's law enablers

- ASM technology focus: enabling new materials and new device integration roadmaps
- Logic scaling
- > ALD
  - Key strengths of the technology
  - Selected applications in 3D-NAND, DRAM, logic and Emerging Memory
- > PECVD
- > Vertical Furnace
- > Epitaxy Introducing Intrepid® ES™
  - Epi technology trends
  - Intrepid ES features & benefits

## **EPI PROCESS ROADMAP**





## INTREPID ES: APPLICATION LIBRARY





A library of applications are available on the Intrepid ES

## INTREPID ES: KEY FEATURES





Intrepid ES delivers *isothermal* process modules for improved within wafer and wafer-to-wafer performance with the highest throughput

## ADVANCEMENTS IN EPITAXY: LOW TEMPERATURE



#### **Conventional Epi**



- Hot temperature processes: > 900°C
- Pyrometer control for temperature is possible
- Wafer temperature dominates process environment not critical

**Advanced Epi** 



- Low temperature processes: 400°C 700°C
- Pyrometers are not accurate in this temperature range – TCs needed < 550°C</li>
- Quartz temperature and chamber environment control is critical

Low temperature Epi processing driving stringent reactor performance and control requirements

## INTREPID ES KEY FEATURES: TEMPERATURE CONTROL





ASM chamber design utilizes both TC- and pyrometer-based temp. measurement

## PYRO TEMPERATURE (°C): 200X WAFER CLEAN





	Pyro-Wafer Temp. (°C)		Pyro-Quartz Temp
Mean	865.7	Mean	
St. Dev.	0.18	St. Dev.	
lin.	865.4	Min.	
Max.	866.1	Max.	
Range	± 0.4	Range	

<0.8 degree wafer temp. repeatability over entire 200 wafer run

## TRENDS IN EPITAXY: ASM SOLUTIONS



Epi Trends	ASM Solutions	
Logic: GAA $\rightarrow$ stack layers with precise interface control (Si / SiGe)	Small chamber volume	
Low temp. processing	TC control (pyrometry limitations <550°C) + isothermal kit Higher GR achievable due to better precursor utilization and lower dilution	
Memory: 3D NAND → low cost / high throughput	Isothermal kit with multi-wafer clean	
Pre-clean evolution	$SiO_2$ + $SiGeO_x$ and interfacial carbon removal (Epi platform integrated with Previum pre-clean)	

ASM continues to develop innovations to address Epi technology trends

## INTREPID ES: ENHANCED STABILITY





Enhanced stability delivered with the implementation of the isothermal kit





BACK

Isothermal kit and multi-wafer clean deliver higher throughput for HVM

## PREVIUM: INTEGRATED SURFACE PRE-CLEAN





Previum pre-clean chambers used with Intrepid ES Epi chambers for advanced logic and memory development

## PREVIUM PERFORMANCE

![](_page_37_Picture_1.jpeg)

![](_page_37_Figure_2.jpeg)

#### Particle Performance

Monitor Wafer No.	Adders
258	0
512	0
765	2
1018	0
1272	1
1526	2
1779	3
2033	0
2286	4
2539	4
2792	8
3046	1

Average adders: 2.1, >45nm

Stable oxide removal demonstrated with low defectivity

![](_page_38_Picture_1.jpeg)

- > Delivers improved within-wafer and wafer-to-wafer performance with the highest throughputs
- > Qualified for production at a leading-edge foundry customer, targeting production applications in other industry segments
- Integrated Previum pre-clean to address current and future surface pre-treatment requirements

![](_page_39_Picture_0.jpeg)

![](_page_39_Picture_1.jpeg)

## INTREPID ES KEY FEATURES: CHAMBER DESIGN

BACK

![](_page_40_Picture_1.jpeg)

![](_page_40_Figure_2.jpeg)

Reactor design enables high productivity and low cost of ownership

![](_page_41_Picture_0.jpeg)

![](_page_41_Picture_1.jpeg)